DW OR N PACKAGE (TOP VIEW)

20 Vcc

19 SYSTEM CLOCK

INPUT A0

INPUT A1 2

- 10-Bit Resolution A/D Converter
- Microprocessor Peripheral or Standalone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample-and-Hold Function
- Total Unadjusted Error . . . ±1 LSB Max
- Pinout and Control Signals Compatible With TLC540 and TLC549 Families of 8-Bit A/D Converters
- CMOS Technology

PARAMETER	VALUE
Channel Acquisition Sample Time	5.5 μs
Conversion Time (Max)	21 µs
Samples Per Second (Max)	32×10^{3}
Power Dissipation (Max)	6 mW

description

The TLC1541 is a CMOS A/D converter built around a 10-bit switched-capacitor successiveapproximation A/D converter. The device is designed for serial interface to a microprocessor or peripheral using a 3-state output with up to four control inputs (including independent SYSTEM CLOCK. I/O CLOCK. chip select [CS]. and ADDRESS INPUT). A 2.1-MHz system clock for the TLC1541, with a design that includes simultaneous read/write operation, allows highspeed data transfers and sample rates up to 32 258 samples per second. In addition to the high-speed converter and versatile control logic, there is an on-chip, 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal self-test voltage and a sample-andhold function that operates automatically.

AVAILABLE OPTIONS


	PACKAGE							
TA	SMALL OUTLINE (DW)	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP (N)					
0°C to 70°C	TLC1541CDW	TLC1541CFN	TLC1541CN					
-40° C to 85° C	TLC1541IDW	TLC1541IFN	TLC1541IN					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






TLC1541 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS SLAS073C – DECEMBER 1995 – REVISED AUGUST 1996

description (continued)

The converters incorporated in the TLC1541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows low-error conversion in 21 μ s over the full operating temperature range.

The TLC1541 is available in DW, FN, and N packages. The C-suffix versions are characterized for operation from 0° C to 70° C. The I-suffix versions are characterized for operation from -40° C to 85° C.

functional block diagram



typical equivalent inputs


INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE	INPUT CIRCUIT IMPEDANCE DURING HOLD MODE		
$\begin{array}{c} 1 \ k\Omega \ TYP \\ \textbf{INPUT} \\ \textbf{A0-A10} \\ \hline \\ $	INPUT A0-A10 \$ 5 MΩ TYP		



TLC1541 **10-BIT ANALOG-TO-DIGITAL CONVERTER** WITH SERIAL CONTROL AND 11 INPUTS

SLAS073C – DECEMBER 1995 – REVISED AUGUST 1996

operating sequence



- NOTES: A. The conversion cycle, which requires 44 system clock periods, initiates on the tenth falling edge of the I/O clock after CS goes low for the channel whose address exists in memory at that time. When CS is kept low during conversion, the I/O clock must remain low for at least 44 system clock cycles to allow the conversion to complete.
 - B. The most significant bit (MSB) is automatically placed on the DATA OUT bus after CS is brought low. The remaining nine bits (A8-A0) clock out on the first nine I/O clock falling edges.
 - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three system clock cycles (or less) after a chip-select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time elapses.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	. 6.5 V
nput voltage range, V _I (any input) –0.3 V to V _{CC}	
Dutput voltage range, V _O –0.3 V to V _{CC}	+ 0.3 V
Peak input current (any input)	-10 mA
Peak total input current (all inputs)	_30 mA
Operating free-air temperature range, T _A : C suffix	to 70°C
I suffix	to 85°C
otorage temperature range, T _{sta} −65°C to) 150°C
Case temperature for 10 seconds, T _C : FN package	
ead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).



TLC1541 **10-BIT ANALOG-TO-DIGITAL CONVERTER** WITH SERIAL CONTROL AND 11 INPUTS

SLAS073C - DECEMBER 1995 - REVISED AUGUST 1996

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.5	V		
Positive reference voltage, Vref+ (see No	ote 2)		2.5	Vcc	V _{CC} +0.1	V
Negative reference voltage, Vref- (see N	ote 2)		-0.1	0	2.5	V
Differential reference voltage, $V_{ref+} - V_{ref}$	ef- (see Note 2)	1	VCC	V _{CC} +0.2	V
Analog input voltage (see Note 2)			0		VCC	V
High-level control input voltage, V_{IH}			2			V
Low-level control input voltage, V_{IL}					0.8	V
Input/output clock frequency, fclock(I/O)			0		1.1	MHz
System clock frequency, fclock(SYS)			fclock(I/O)		2.1	MHz
Setup time, address bits before I/O CLOO	CK↑, t _{su(A)}		400			ns
Hold time, address bits after I/O CLOCK1	^{`, t} h(A)		0			ns
Setup time, \overline{CS} low before clocking in first (see Note 3 and Operating Sequence)	3			System clock cycles		
Pulse duration, \overline{CS} high during conversion	n, t _{wH(CS)} (see	e Operating Sequence)	44			System clock cycles
Pulse duration, SYSTEM CLOCK high, t _M	vH(SYS)		210			ns
Pulse duration, SYSTEM CLOCK low, two			190			ns
Pulse duration, I/O CLOCK high, twH(I/O)		404			ns
Pulse duration, I/O CLOCK low, twL(I/O)	, 		404			ns
	System	^f clock(SYS) ≤ 1048 kHz			30	
Clock transition time (and Note 4)	System	f _{clock(SYS)} > 1048 kHz			20	ns
Clock transition time (see Note 4)	1/0	f _{clock(I/O)} ≤ 525 kHz			100	
	1/0	f _{clock(I/O)} > 525 kHz			40	ns
	C suffix		0		70	°C
Operating free-air temperature, T_A	I suffix		-40		85	1

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (000000000). For proper operation, REF+ voltage must be at least 1 V higher than REF- voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum chip select setup time elapses.

4. The amount of time required for the clock input signal to fall from VIH min to VIL max or to rise from VIL max to VIH min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 µs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



TLC1541 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS SLAS073C - DECEMBER 1995 - REVISED AUGUST 1996

electrical characteristics over recommended operating temperature range, $V_{CC} = V_{ref+} = 4.75 V$ to 5.5 V, $f_{clock(I/O)} = 1.1 MHz$, $f_{clock(SYS)} = 2.1 MHz$ (unless otherwise noted)

				•			
	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage (termina	al 16)	$V_{CC} = 4.75 \text{ V}, I_{OH} = 360 \mu\text{A}$	2.4			V
VOL	Low-level output voltage		$V_{CC} = 4.75 \text{ V}, \text{ I}_{OL} = 3.2 \text{ mA}$			0.4	V
107	High-impedance-state output cur	ropt	$V_{O} = V_{CC}$, \overline{CS} at V_{CC}			10	•
loz	riigh-impedance-state output cur	$V_{O} = 0$, \overline{CS} at V_{CC}			-10	μA	
IIH	High-level input current	$V_{I} = V_{CC}$		0.005	2.5	μΑ	
۱ _{IL}	Low-level input current	$V_{I} = 0$		-0.005	-2.5	μΑ	
ICC	Operating supply current		CS at 0 V		1.2	2.5	mA
			Selected channel at V _{CC} , Unselected channel at 0 V		0.4	1	A
	Selected channel leakage curren	Selected channel at 0 V, Unselected channel at V _{CC}		-0.4	-1	μA	
ICC + Iref	Supply and reference current	y and reference current			1.3	3	mA
<u>C.</u>		Analog inputs			7	55	~ F
Ci	Input capacitance	Control inputs			5	15	pF

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.



TLC1541 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS SLAS073C - DECEMBER 1995 - REVISED AUGUST 1996

operating characteristics over recommended operating temperature range,

 $V_{CC} = V_{ref+} = 4.75 V \text{ to } 5.5 V, f_{clock(I/O)} = 1.1 \text{ MHz}, f_{clock(SYS)} = 2.1 \text{ MHz}$

		0.000.000			
	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
EL	Linearity error	See Note 5		±1	LSB
E _{ZS}	Zero-scale error	See Notes 2 and 6		±1	LSB
E _{FS}	Full-scale error	See Notes 2 and 6		±1	LSB
ET	Total unadjusted error	See Note 7		±1	LSB
	Self-test output code	Input A11 address = 1011 (see Note 8)	0111110100 (500)	1000001100 (524)	
t _{conv}	Conversion time			21	μs
	Total access and conversion time			31	μs
	Channel acquisition time (sample cycle)	See Operating Sequence		6	I/O clock cycles
t _V	Time output data remains valid after I/O CLOCK \downarrow		10		ns
td	Delay time, I/O CLOCK \downarrow to DATA OUT valid			400	ns
t _{en}	Output enable time	7		150	ns
^t dis	Output disable time	See Figure 1		150	ns
tr(bus)	Data bus rise time	7		300	ns
^t f(bus)	Data bus fall time	7		300	ns

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (1111111111), while input voltages less than that applied to REF - convert as all zeros (000000000). For proper operation, REF + voltage must be at least 1 V higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.


6. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.

7. Total unadjusted error includes linearity, zero-scale, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and used for test purposes.







NOTES: A. $C_L = 50 \text{ pF}$

- B. $t_{en} = t_{PZH}$ or t_{PZL} and $t_{dis} = t_{PHZ}$ or t_{PLZ} .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 1. Load Circuits and Voltage Waveforms



TLC1541 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 11 INPUTS SLAS073C - DECEMBER 1995 - REVISED AUGUST 1996

APPLICATION INFORMATION

simplified analog input analysis

Using the equivalent circuit in Figure 2, the time required to charge the analog input capacitance from 0 V to V_S within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{\rm C} = V_{\rm S} \left(1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right) \tag{1}$$

where

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

 V_{C} (1/2 LSB) = V_{S} - (V_{S} /2048) (2)

Equating equation 1 to equation 2 and solving for time (t_c) gives

$$V_{\rm S} - (V_{\rm S}/2048) = V_{\rm S} \left(1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right)$$
(3)


and

 $t_{c} (1/2 \text{ LSB}) = R_{t} \times C_{j} \times \ln(2048)$ (4)

Therefore, with the values given, the time for the analog input signal to settle is

$$t_{c} (1/2 \text{ LSB}) = (R_{s} + 1 \text{ k}\Omega) \times 55 \text{ pF} \times \ln(2048)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



- equivalent to the resolution of the converter.
- R_S must be real at the input frequency.

Figure 2. Equivalent Input Circuit Including the Driving Source



PRINCIPLES OF OPERATION

The TLC1541 is a complete data acquisition system on a single chip. The device includes such functions as sample and hold, 10-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs: chip select (\overline{CS}), address input, I/O clock, and system clock. These control inputs and a TTL-compatible, 3-state output are intended for serial communications with a microprocessor or microcomputer. The TLC1541 can complete conversions in a maximum of 21 µs, while complete input-conversion output cycles can be repeated at a maximum of 31 µs.

The system and I/O clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the SYSTEM CLOCK input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using I/O CLOCK. SYSTEM CLOCK drives the conversion-crunching circuitry so that the control hardware and software need not be concerned with this task.

When \overline{CS} is high, DATA OUT is in a 3-state condition and ADDRESS INPUT and I/O CLOCK are disabled. This feature allows each of these terminals, with the exception of the \overline{CS} terminal, to share a control logic point with its counterpart terminals on additional A/D devices when using additional TLC1541 devices. In this way, the above feature serves to minimize the required control logic terminals when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of SYSTEM CLOCK after a low CS transition before recognizing the low transition. This technique protects the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result automatically appears on DATA OUT.
- 2. A new positive-logic multiplexer address shifts in on the first four rising edges of I/O CLOCK. The MSB of the address shifts in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most-significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Five clock cycles are then applied to the I/O CLOCK, and the sixth, seventh, eighth, ninth, and tenth conversion bits shift out on the negative edges of these clock cycles.
- 4. The final tenth-clock cycle is applied to the I/O CLOCK. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 44 system clock cycles. After this final I/O clock cycle, CS must go high or the I/O CLOCK must remain low for at least 44 system-clock cycles to allow for the conversion function.

 \overline{CS} can be kept low during periods of multiple conversion. When keeping \overline{CS} low during periods of multiple conversion, special care must be exercised to prevent noise glitches on I/O CLOCK. When glitches occur on I/O CLOCK, the I/O sequence between the microprocessor/controller and the device loses synchronization. Also, when \overline{CS} goes high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of \overline{CS} causes a reset condition, which aborts the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 44 system-clock cycles occur. Such action yields the conversion result of the previous conversion and not the ongoing conversion.



PRINCIPLES OF OPERATION

It is possible to connect SYSTEM CLOCK and I/O CLOCK together in special situations in which controlling-circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. This device requires the first two clocks to recognize that \overline{CS} is at a valid low level when the common clock signal is used as an I/O CLOCK. When \overline{CS} is recognized by the device to be at a high level, the common clock signal is used for the conversion clock also.
- 2. A low CS must be recognized before the I/O CLOCK can shift in an analog channel address. The device recognizes a CS transition when the SYSTEM CLOCK terminal receives two positive edges and then a negative edge. For this reason, after a CS negative edge, the first two clock cycles do not shift in the address. Also, upon shifting in the address, CS must be raised after the tenth valid (12 total) I/O CLOCK. Otherwise, additional common-clock cycles are recognized as I/O CLOCK cycles and shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device accommodates these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth valid I/O CLOCK cycle, the hold function does not initiate until the negative edge of the tenth valid I/O CLOCK cycle. Thus, the control circuitry can leave the I/O CLOCK signal in its high state during the tenth valid I/O CLOCK cycle until the moment at which the analog signal must be converted. The TLC1541 continues sampling the analog input until the eighth valid falling edge of the I/O CLOCK. The control circuitry or software then immediately lowers the I/O CLOCK signal and holds the analog signal at the desired point in time and starts the conversion.



18-Jul-2006

PACKAGING INFORMATION

MENTS

www ti com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC1541CDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541CDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541CDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541CDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541CFN	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC1541CFNG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC1541CN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
TLC1541CNE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	Call TI	N / A for Pkg Type
TLC1541IDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541IDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541IDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541IDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC1541IFN	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC1541IFNG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
TLC1541IN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC1541INE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC1541CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
TLC1541IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC1541CDWR	SOIC	DW	20	2000	346.0	346.0	41.0
TLC1541IDWR	SOIC	DW	20	2000	346.0	346.0	41.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated